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Abstract
Analog-to-digital converters (ADCs) allow physical signals to be processed using digital hardware.
The power consumed in conversion grows with the sampling rate and quantization resolution, imposing
a major challenge in power-limited systems. A common ADC architecture is based on sample-and-hold
(S/H) circuits, where the analog signal is being tracked only for a fraction of the sampling period. In this
paper, we propose the concept of eSampling ADCs, which extend the structure of S/H ADCs without
altering its conversion procedure, while harvesting energy from the analog signal during the time periods
where the signal is not being tracked. This harvested energy can be used to supplement the ADC itself,
paving the way to the possibility of zero-power consumption and power-saving ADCs. The amount of
energy harvested can be increased by reducing the sampling rate. We analyze the tradeoff between the
ability to recover the sampled signal and the energy harvested, and provide guidelines for setting the
sampling rate in the light of accuracy and energy constraints. Our analysis indicates that eSampling
ADCs operating with up to 12 bits per sample can acquire bandlimited analog signals such that they can
be perfectly recovered (up to the distortion induced in quantization) without requiring power from the
external source. Furthermore, our theoretical results reveal that eSampling ADCs can in fact save power
by harvesting more energy than they consume. Furthermore, we show how these results imply that an
eSampling ADC acquiring a bandlimited signal at Nyquist rate with 8 bit ADCs can harvest over 15 dB
more energy than it consumes in the conversion procedure. To verify the feasibility of eSampling ADCs,
we present a circuit-level design using standard complementary metal oxide semiconductor (CMOS) 65
nm technology. An eSampling 8-bit ADC which samples at 40 MHZ is designed on a Cadence Virtuoso
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platform. Our experimental study involving Nyquist rate sampling of bandlimited signals demonstrates
that such ADCs are indeed capable of harvesting more energy than that spent during analog-to-digital
conversion, without affecting the accuracy.
Index Terms
Energy harvesting, analog-to-digital conversion, sample-and-hold circuits.
I. INTRODUCTION
Physical signals are analog in nature, taking values in continuous sets over a continuous time interval.
In order to process and extract information from such signals using digital hardware, they must be
accurately represented in digital form. Analog-to-digital converters (ADCs) thus play an important role
in digital signal processing systems [2]. ADCs are typically a major source of energy consumption, as their
power dissipation grows with the sampling rate and the quantization resolution, and thus their ability to
accurately represent the acquired signal is typically limited by the available power [3]. Nowadays, ADCs
are utilized in a multitude of energy-limited systems, including communication devices [4], wireless
sensors [5], and medically implanted devices [6]. Therefore, there is a growing need for ADCs capable
of reliably acquiring signals while consuming low power.
The existing strategies proposed in the literature to facilitate energy efficient acquisition of analog
signal can be divided into those taking a signal processing approach, and techniques focusing on circuit
level design. Signal processing approaches typically aim for allowing the ADC to operate at reduced
sampling rate and quantization resolution by accounting for how the acquired signal is processed and
prior information on the signal itself [5], [7]–[10]. Additionally, in scenarios where the signal is acquired
for some task, i.e., to recover some underlying information, it was recently shown that the desired
information could be accurately recovered from the output of low-resolution ADCs by properly designing
the acquisition system [11]–[14]. An alternative signal processing oriented method which does not limit
the rate and resolution of ADC is based on acquiring a portion of the analog signal to be processed
while utilizing the remaining part for energy harvesting. This strategy, typically studied in the context of
communication receivers as simultaneous wireless information and power transfer (SWIPT), considers
time or power splitting of the analog signal [15]–[18]. However, it induces some inevitable loss on the
system performance as only a portion of the signal is converted into a digital representation. These
aforementioned signal processing methods typically focus on the signal model and the task for which it
is acquired, without accounting for the ADC circuitry.
2
Circuit level methods rely on the hardware architecture of ADC devices. The circuit level approach
generally considers designing energy efficient ADC circuitry, which is capable of operating with reduced
power consumption. This can be achieved by reducing the circuit power supply [6] and/or limiting the
operating frequency [19] in order to reduce the overall power consumption. An alternative technique
is to modify the circuit components in existing ADC architectures and combine various designs in the
acquisition, such as sample-and-hold (S/H) ADCs, flash ADCs, sigma-delta ADCs, and time-interleaved
ADCs, to improve their energy efficiency, see, e.g., [20]–[23]. Such circuit-oriented designs which focus
on the hardware aspects of acquisition, do not account for the model of the analog signal and the task
for which it is acquired.
A popular power efficient ADC is the S/H based successive approximation register (SAR) architecture,
which is capable of operating at high resolution and a small form factor with relatively low power
consumption [24]. The power consumption of SAR ADCs can be further reduced by incorporating energy
efficient switching schemes, as proposed in [25], [26]. In S/H architectures, the circuit used to sample the
input analog signal consists of two phases, acquisition phase and hold phase in each sampling period.
In the acquisition phase, the S/H circuit tracks the input analog signal. The sampled value captured in
the acquisition phase is then converted into digital form, i.e., a sequence of bits, during hold phase.
Therefore, during the sampling process of S/H ADCs, the input signal is processed only for a fraction of
the overall sampling period (acquisition phase) and is neglected/discarded for the remaining time interval
(hold phase) [27], [28]. The fact that the signal is not accessed in a dominant portion of the sampling
period, motivates the extension of S/H ADCs, and particularly S/H SAR ADCs, to continuously utilize
the analog signal in order to mitigate power consumption.
In this work, we combine signal processing tools with circuit level methods to propose an eSampling
ADC, which harvests energy from the acquired signal while converting it into a digital representation.
The eSampling ADC builds upon the S/H ADC architecture while introducing an additional energy
harvesting circuit. In the resulting architecture, the signal is harvested during hold phase, i.e., when it is
not utilized in conventional S/H ADCs. This operation allows eSampling ADCs to harvest energy from the
sampled signal without altering the conversion procedure. Our analysis of eSampling ADCs formulates
the theoretical foundations for joint acquisition and energy harvesting, and generalizes the experimental
results of our previous work [29], which demonstrated that energy harvesting can be combined with
sensing circuits. As opposed to SWIPT systems, in which the overall operation of the system is modified
to allow energy harvesting while conventional ideal ADCs are assumed [18], eSampling exploits an
inherent property of ADC devices to harvest energy as a natural byproduct of their hardware architecture.
This makes eSampling an attractive technology which can be easily incorporated into existing devices.
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Our theoretical study of eSampling ADCs analyzes its potential in terms of the ability to harvest energy
while maintaining a desired accuracy of signal reconstruction. To that aim, we focus on the acquisition
of stationary random processes and characterize the resulting tradeoff between the ability to accurately
reconstruct the signal from its samples and the energy harvested from it, referred to henceforth as the
energy-fidelity tradeoff. Our analysis identifies how to set the sampling rate to optimize this tradeoff when
operating under energy constraints or fidelity restrictions on the reconstruction. The results allow us to
numerically characterize the maximal accuracy in which any signal can be eSampled using only harvested
energy, i.e., without requiring any energy from its power source. The energy consumed in acquisition
is determined by the specific components comprising the ADC circuit. We show that eSampling ADCs
operating with a typical set of ADC parameters are capable of fully reconstructing signals of various
power spectral density (PSD) profiles with negligible distortion, while harvesting at least as much energy
as they consume. In particular, we show that an eSampling ADC with 12 bits quantization can acquire
a bandlimited signal at the Nyquist rate while harvesting more energy than it consumes.
We then proceed to illustrate the hardware feasibility of such a device. To that aim, we design the
circuitry of an eSampling 8-bit SAR ADC which samples at 40 MHz on 65 nm complementary metal
oxide semiconductor (CMOS) technology, and provide guidelines for setting its parameters to achieve a
desired amount of harvested energy. The experimental evaluation of the eSampling SAR ADC circuit,
carried out on the Cadence Virtuoso platform, shows that the amount of energy harvested can be much
larger than the amount of energy consumed during the conversion procedure. This is achieved without
affecting the signal reconstruction accuracy when acquiring a bandlimited signal while satisfying Nyquist
condition. Our experiment indicates that the theoretical potential of eSampling can be translated into
an actual ADC circuit, which accurately acquires analog signals while harvesting more power than it
consumes.
The rest of this paper is organized as follows: In Section II, we present our eSampling system model.
Section III analyzes the associated energy-fidelity tradeoff. The circuit-level design and its experimental
study are presented in Section IV. Finally, Section V provides concluding remarks.
II. SYSTEM MODEL
In this section, we detail the proposed ADC model from a high-level perspective. We begin by briefly
reviewing S/H-based SAR ADCs and their associated energy consumption in Subsection II-A. Then, we
present how S/H ADCs can be extended into eSampling ADCs which harvest energy in addition to signal
acquisition in Subsection II-B.
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Figure 1. S/H SAR ADC illustration: (a) acquisition phase (b) hold phase.
A. Sample-and-Hold ADC Model
1) High-level description: S/H is a common ADC architecture. Such ADCs acquire each sample in
two phases, determined by a switch S, as illustrated in Fig. 1: In the acquisition phase, the signal is
connected to a capacitor Ch, referred to as a holding capacitor, which is charged to the input analog
voltage, as depicted in Fig. 1(a). The time required by the holding capacitor to charge to the input voltage,
which dictates the acquisition time, is given by [24]
Taq = ατRonCh, (1)
where Ron is the on-resistance of the switch S, and ατ is the number of time constants, i.e., RonCh
required for the capacitor to be fully charged.
Once the acquisition phase is over, the hold phase begins, in which the discrete sample, i.e., the
voltage stored in the holding capacitor, is quantized into digital bits. During hold phase, whose duration
is denoted by Th, the input signal is disconnected from the S/H circuit and Ch holds the acquired voltage
to accomplish the successful conversion of the acquired sample into digital bits as illustrated in Fig. 1(b).
Both Th and Ch, must be set to allow the quantization circuit of the ADC to complete the conversion.
When the quantizer is based on SAR logic, the overall architecture is referred to as a SAR ADC. An
n-bit SAR ADC consists of a comparator, digital-to-analog converter (DAC), and a SAR logical circuit
which successively refines the digital representation. To allow successful quantization into n bits, the
hold time required to quantize each sample must satisfy [28]
Th ≥ nατRqCh, (2)
where Rq is the equivalent resistance of the quantizer binary scale switches. Therefore, the sampling
period, i.e., the duration of acquiring a single sample, is lower bounded by the following expression
Ts = Taq + Th ≥ (Ron + nRq)ατCh. (3)
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In S/H SAR ADCs, the on-resistance of the switch Ron is commonly not larger than the resistance
of the quantizer binary scale switches Rq. Thus from (1) and (2), it is evident that Th is typically much
larger than Taq, particularly when using high resolution quantizers, such as ADCs with n ≥ 8 bits.
Consequently, the input signal, which is tracked only during the acquisition phase, is discarded during
most of the sampling period.
2) Energy consumption: In general, the energy consumption of a circuit is typically a function of the
time duration it is active, and the amount of power drawn from the supply, denoted here by Vref . As Th
is typically much larger than Taq, most of the energy required by S/H SAR ADCs is consumed during
hold phase [25], [28].
In particular, the only energy consumed during acquisition phase, denoted Eaq, is that needed to
toggle the sampling switch S. In contrast, the energy consumption during hold phase, denoted Ehold, is
comprised of the energy used by each of the components taking part in the quantization:
Ehold = EDAC + Ec + Esl, (4)
where EDAC, Ec, and Esl are the energy consumption of the DAC array, comparator, and SAR logic,
respectively. Consequently, Ehold effectively represents the power consumed per sample by S/H SAR
ADCs [25], [28]. We elaborate on the quantities in (4), which are dictated by the specific circuit parameters
used, in Section IV where a concrete circuit-level design is discussed. Here, we note that Ehold typically
takes the form of a second-order polynomial in the reference voltage Vref [30], i.e.,
Ehold = a1(n)Vref + a2(n)V
2
ref . (5)
The coefficients a1(n) and a2(n) in (5) are positive constants determined by the number of bits n and
the quantization circuit parameters, and can grow dramatically with n. This makes energy consumption a
major bottleneck of high resolution ADCs, motivating the proposed eSampling architecture detailed next.
B. eSampling ADC Architecture
As mentioned above, during hold phase, the capacitor Ch holds the acquired voltage sample, which
is converted into a set of digital bits. In this interval, the input signal is disconnected from the circuit
by the switch S. In order to mitigate the energy consumption of S/H SAR ADCs without modifying
their sampling and quantization procedure, we propose to harvest the input signal energy by connecting
it to an energy harvesting circuit during the hold phase, as illustrated in Fig. 2. Henceforth, the proposed
architecture is referred to eSampling ADC.
As depicted in Fig. 2, the energy harvesting capability is enabled by passing the signal observed during
hold time through a conditioning circuit, whose output is used to charge an energy harvesting capacitor
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CEH to a voltage level VEH. The energy harvesting circuit can be designed using passive elements, as we
do in our proposed design detailed in Section IV. Hence, no external power supply is required [31]. The
purpose of the signal conditioning circuit used in energy harvesting devices is to facilitate the storage
of the energy of the signal in the capacitor CEH [32]–[34]. For instance, a rectifier can act as a signal
conditioning circuit, reducing fluctuations in the amount of energy harvested in the presence of alternating
signals. Similarly, voltage regulator circuits and DC-DC step up converters can also be used to enhance
the overall efficiency of the energy harvesting system [35]. The common measure for the quality of an
energy harvesting circuit is the efficiency parameter, denoted by η ∈ [0, 1], which represents the fraction
of the energy of the input signal that is harvested. Finally, in order to connect the input signal to the
quantization circuit during acquisition time and to the energy harvesting circuit during hold time, the
sampling switch S is replaced by a two-way switch S˜. A possible circuit design such a two-way switch
is detailed in Section IV.
The amount of energy consumed in acquisition phase given in (5) is dictated by the design parameters
of the circuitry, which also affect the sampling rate via (3). In particular, the sampling duration is the
sum of the acquisition time Taq and the hold time Th. Further, the amount of time during which energy
is harvested from the input signal per sampling period is at most Th. Recalling that typically Th  Taq,
a significant portion of the sampling interval can be allocated for harvesting energy from the input signal.
Since energy is only harvested during hold time, in which conventional S/H ADCs do not utilize the
analog signal, the ability to harvest energy in eSampling ADCs does not affect the acquisition operation.
Specifically, for a given sampling rate, eSampling ADCs implement the same conversion mapping as
standard S/H ADCs operating at the same rate. Nonetheless, eSampling provides the ability to trade
acquisition accuracy for harvesting more energy. This is due to the fact that increasing the sampling
interval allows eSampling ADCs to dedicate more time to energy harvesting, possibly at the cost of
degrading the accuracy in reconstructing the analog signal from its digital representation.
The goal of our analysis of eSampling ADCs presented in the following section is to quantify the
theoretical potential benefits of such an architecture, which is capable of simultaneously acquiring analog
signals into a digital form while harvesting their energy. Both the amount of energy consumed in
conversion and that harvested in eSampling are determined by the specific circuitry, encapsulated in
(5) and the energy efficiency parameter η, respectively. Therefore, in our analysis we fix the circuit
parameters, e.g., a1(n), a2(n), η, etc., and express how the accuracy in reconstruction and the amount of
energy harvested vary as the sampling interval changes. We are particularly interested in characterizing
the amount of energy harvested in the regime in which the distortion induced by S/H conversion is
negligible, e.g., Nyquist rate sampling of bandlimited signals, and understanding when is it possible for
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eSampling ADCs to operate at this regime while harvesting at least as much energy as they consume.
Our theoretical analysis detailed in the sequel reveals that such a regime of operation is indeed feasible
with typical ADC circuit parameters when acquiring bandlimited signals while using up to 12 bits per
sample.
III. eSAMPLING ADC ANALYSIS
In this section, we analyze the capabilities of the proposed eSampling ADC in terms of the amount of
energy one can harvest while meeting a given level of reconstruction accuracy, as well as the achievable
accuracy for harvesting a desired amount of energy. The interplay between these key performance
measures is determined by the selection of the sampling rate, as we show in the following. We begin by
formulating the signal model under which our analysis is carried out, and the corresponding problem of
characterizing the associated energy-fidelity tradeoff, which arises from the eSampling ADC paradigm
in Subsection III-A. Then, we derive the achieved normalized mean-squared error (NMSE) under the
considered model in Subsection III-B. The derived NMSE is used to characterize the energy-fidelity
tradeoff in Subsection III-C, and to obtain as a special case the maximal amount of energy which can be
harvested when sampling a bandlimited signal at a rate satisfying the Nyquist condition, i.e., allowing
perfect recovery. We demonstrate a few examples of energy-fidelity tradeoff curves for signals with
different spectral profiles in Subsection III-D. Finally, we discuss the pros and cons of eSampling ADC
in light of our analysis in Subsection III-E.
A. Problem Formulation
The eSampling ADC detailed in Subsection II-B harvests energy during hold phase. This implies
that more energy can be harvested by increasing the hold time, which in turn increases the sampling
period, potentially degrading the ability to reconstruct the signal from its samples. Therefore, to unveil
the potential of eSampling ADCs, we first wish to analyze the fundamental tradeoff between the amount
of energy harvested in eSampling and the resulting fidelity in signal reconstruction. We are particularly
interested in: 1) Quantifying the maximum amount of energy that could be harvested when acquiring
bandlimited signals at the Nyquist rate, i.e., without compromising the signal reconstruction accuracy; and
2) Characterizing the achievable NMSE when the ADC harvests at least as much power as it consumes.
In the analysis carried out in this section we consider a stochastic input signal x(t) modeled as a zero-
mean wide sense stationary (WSS) process, with variance σ2x, and PSD Sx(f). The signal x(t) is sampled
uniformly with sampling interval Ts, resulting in the discrete-time signal x(kTs), k ∈ Z , where Z is the
set of integers. The sampled series is quantized with n bits per sample into the digital sequence x˜(kTs).
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The digital representation is utilized to recover the analog signal x(t) using a linear reconstruction filter
G(t), which is designed to minimize the NMSE between x(t) and the recovered signal xˆ(t) as in [10],
[36]. The reconstructed signal is
xˆ(t) =
∑
k∈Z
G(t− kTs)x˜(kTs). (6)
The overall system is illustrated in Fig. 3.
The NMSE in reconstructing x(t) from xˆ(t) is given by
ζ =
1
σ2xTs
∫ Ts
0
E{|x(t)− xˆ(t)|2}dt, (7)
where E{·} is the stochastic expectation. The amount of expected energy harvested per sampling period
is given by
Eh = η
1
Rh
∫ Ts
Taq
E{|x(t)|2}dt = η
Rh
Thσ
2
x, (8)
where η and Rh is the efficiency and the resistance of the energy harvesting circuit, respectively. As
mentioned above, the energy harvesting circuit is comprised of passive elements, and does not require
an external power source. Therefore, the overall energy consumption per sample using the proposed
eSampling ADC can be given as Eaq +Ehold−Eh as illustrated in Fig. 3. Recall that the overall energy
consumption is typically dominated by the energy used during hold phase, i.e., Eaq  Ehold, and hence
the ratio of the amount of energy harvested to the energy consumption per sample can be approximated
as Eratio = EhEhold . The value of Ehold is dictated by the power supply voltage Vref and the number of
quantization bits n, as well as the SAR architecture and circuit parameters, as we show for our design
detailed in Section IV.
In the following subsections, we study the fundamental tradeoff between the reconstruction accuracy,
modelled as the NMSE, and the portion of the energy consumed in analog-to-digital conversion to that
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Figure 3. Acquisition and reconstruction via eSampling ADC illustration.
harvested by eSampling, referred to as the energy-fidelity tradeoff. To trade energy efficiency for fidelity,
we modify the sampling rate for a fixed quantization resolution n and fixed acquisition time Taq. The
reconstruction accuracy can be improved by increasing the sampling rate, however eSampling ADC will
harvest less energy, and hence the inherent tradeoff between these parameters. In particular, we focus on
ADCs operating with relatively high resolution, where energy consumption constitutes a major challenge.
The following analysis sheds light on the potential of joint acquisition and energy harvesting. For example,
it quantifies the minimal recovery NMSE which allows a fixed n-bit ADC to operate at zero power, i.e.,
Eratio = 0 dB. Alternatively, it allows identifying the quantization resolution n for which the eSampling
ADC can sample a bandlimited signal at Nyquist condition and operate at zero power. For instance, we
use our results to show that bandlimited signals can be eSampled at Nyquist rate with up to 12 bits per
sample while harvesting more energy than that consumed. Finally, the characterization of the energy-
fidelity tradeoff allows computing the maximal amount of energy which can be harvested for an allowed
level of reconstruction accuracy for both bandlimited and non-bandlimited signals, as a function of the
ADC circuitry parameters.
B. Reconstruction NMSE
In general, the NMSE depends on both the sampling rate as well as the quantization resolution [37].
Since we focus on relatively high rate quantization, the NMSE due to quantization is well-approximated
by the 6 dB rule-of-thumb [38, Ch. 23], and is thus on the order of 10−0.6n [24], resulting in a negligible
contribution to the overall NMSE of less than roughly 10−5 for n ≥ 8. Therefore, henceforth the focus is
on the the NMSE between x(t) and xˆ(t) due to the sampling procedure alone, expressed in the following
theorem, derived in [36]:
Theorem 1: The minimal achievable NMSE in reconstructing a uniformly sampled WSS signal x(t)
with sampling frequency fs = 1/Ts using a linear reconstruction filter, G(t) is
ζ(Ts) =1− 1
σ2x
∑
k∈Z
∫ fs
2
− fs
2
|Sx(f − kfs)|2∑
k′∈Z Sx(f − k′fs)
df. (9)
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To achieve (9), the linear recovery filter G(t) in (6) is set according to [10], [36], i.e., its frequency
response F(G)(f) should be set to F(G)(f) = Sx(f)∑
k∈Z Sx(f−kfs) , where F(·) denotes the Fourier transform.
This digital filter setting results in the minimal achievable NMSE between x(t) and xˆ(t). Theorem 1
generalizes the celebrated Shannon-Nyquist theorem, as stated in the following corollary:
Corollary 1: When x(t) is bandlimited and the sampling frequency satisfies Nyquist condition, the
resulting NMSE is zero.
Proof: If x(t) is bandlimited, then there exists some finite fm such that Sx(f) = 0 for all |f | > fm.
When the sampling rate satisfies Nyquist condition, then fs ≥ 2fm. Consequently, the summands in (9)
are non-zero only at k = k′ = 0, and hence
ζ(1/fs) = 1− 1
σ2x
∫ fs
2
− fs
2
|Sx(f)|2
Sx(f)
df
= 1− 1
σ2x
∫ fm
−fm
|Sx(f)|2
Sx(f)
df = 0, (10)
proving the corollary.
We next give an example of how Theorem 1 is computed:
Example 1: Consider a bandlimited signal whose spectral support is [−fm, fm] for some fm > 0 with
flat PSD. The obtained NMSE for such signals computed via Theorem 1 is given by
ζ(1/fs) =
1−
fs
2fm
fs ≤ 2fm,
0 otherwise.
(11)
Fig. 4 illustrates of the recovery NMSE result in Theorem 1, showing which spectral portions of a signal
with a flat PSD as in Example 1 are preserved by the NMSE minimizing reconstruction. In particular, Fig.
4 demonstrates how the complete spectrum is preserved when sampling above Nyquist rate, while sub-
Nyquist sampling yields some recovery error due to aliased components. Fig. 4 also depicts the amount
of energy harvested from the signal based on (8), showing that reduction in the sampling rate allows
to harvest more energy in eSampling at the cost of less accurate recovery, leading to the energy-fidelity
tradeoff of eSampling analyzed in the sequel.
C. Energy-Fidelity Tradeoff
In order to express the energy consumed in acquisition, we must first specify the voltage of the power
supply Vref . This value should be larger than the amplitude of the input signal with high probability to
avoid overloading the ADC. Consequently, in the following we write the value of Vref as some multiple
K > 1 of the input standard deviation, i.e., the supply voltage is written as Vref = Kσx. This general
formulation allows us to relate the reference voltage with the overload probability of the quantizer, since
11
Figure 4. Illustration of eSampling of a signal with a flat PSD for: (a) Sampling at Nyquist rate, while harvesting an amount of
energy proportional to Th = 1/fs − Taq; (b) Sampling at sub-Nyquist rate, thus trading recovery accuracy for harvesting more
energy.
the overload probability satisfies P (|x(t)| ≥ Vref) ≤ K−2 by Chebyshev’s inequality [11]. Therefore, the
ratio between the expected energy harvested (8) and consumed (5) for eSampling of a WSS signal can
be written as
Eratio=
η
Rh
(Ts − Taq)σ2x
a2(n)K2σ2x+a1(n)Kσx
. (12)
Recall that for a fixed sampling interval, eSampling ADCs implement the same conversion mapping
as conventional S/H ADCs. Consequently, when one does not account for the distortion induced in
quantization as we do here, WSS signals acquired by an eSampling ADC operating with sampling interval
Ts can be recovered with the NMSE ζ(Ts) stated in Theorem 1. We therefore use the expressions for the
achievable NMSE (9) and the energy ratio (12) to characterize the energy-fidelity tradeoff of eSampling.
Under the considered setting, we formulate how the recovery accuracy and the energy ratio behave as
the sampling period Ts varies. Recalling that the acquisition time Taq is determined by the ADC circuit
parameters (1), modifying the sampling period is equivalent to tuning the hold time Th. The energy-
fidelity tradeoff of eSampling is thus encapsulated in two complementary optimization problems: The
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first aims at finding the minimal achievable NMSE under a given energy constraint δ > 0, i.e.,
ζo(δ) = min
Ts>Taq
ζ, (13)
subject to Eratio ≥ δ.
Setting δ = 0 dB, implies that Ehold = Eh. Therefore, solving (13) with δ = 0 dB reveals the minimal
NMSE achievable by an eSampling ADC which harvests at least as much energy as it consumes, i.e.,
when operating at zero power. A positive value of δ (in dB) implies an energy saving ADC which
harvests more energy than its consumption per sample, namely, converting the signal only adds power
to the system.
An alternative formulation seeks to maximize the energy harvested under a given fidelity constraint
 > 0, i.e.,
Eoratio() = max
Ts>Taq
Eratio, (14)
subject to ζ ≤ .
For instance, consider a bandlimited signal. In such a case, one can achieve ζ = 0 by eSampling at
Nyquist rate, and harvest energy ratio Eoptratio(0), i.e., the maximal ratio of the harvested to energy to
the consumed one when seeking ideal recovery. For non-bandlimited signals, approaching zero NMSE
generally requires infinitesimally small sampling interval, which is not feasible due to the lower bound
on Ts dictated by the ADC circuity in (3). Consequently, when acquiring non-bandlimited signals (or
extremely wideband signals), one would typically be more interested in evaluating (14) for some small
yet feasible NMSE bound  > 0.
Problems (13)-(14) allow to characterize the energy-fidelity tradeoff, stated in the following theorem:
Theorem 2: Let Th(δ) be given by
Th(δ) :=
δRh
ησ2x
(
a2(n)K
2σ2x+a1(n)Kσx
)
.
By setting fs(δ) = 1Taq+Th(δ) , the solution to (13) is
ζo(δ)=1− 1
σ2x
∑
k∈Z
∫ fs(δ)
2
− fs(δ)
2
|Sx(f−kfs(δ))|2∑
k′∈Z SHx (f−k′fs(δ))
df. (15a)
Similarly, by letting Ts() be the maximal sampling interval satisfying ζ(Ts()) =  in (9), then the
solution to (14) is
Eoratio()=
η
Rh
(Ts()− Taq)σ2x
a2(n)K2σ2x+a1(n)Kσx
. (15b)
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Proof: The theorem follows by noting that ζ(Ts) in (9) is monotonically decreasing in Ts, while
Eratio in (12) is a monotonically increasing function of Ts. Consequently, both (13) and (14) are obtained
by identifying the minimal/maximal value of Ts for which the constraint holds with equality, hence
proving the theorem.
In the following subsection we provide a few examples of energy-fidelity tradeoffs which arise from
the above analysis.
D. Examples
The characterization of the energy-fidelity tradeoff in Theorem 2 identifies the achievable energy ratio
for a given recovery accuracy and vice versa. It also reveals the achievable energy ratio when eSampling a
bandlimited signal of maximum frequency fm ≥ 0 with zero reconstruction error. In particular, combining
Corollary 1 and Theorem 2 indicates that this energy ratio is given by
Eoratio(0)=
η
Rh
( 12fm − Taq)σ2x
a2(n)K2σ2x+a1(n)Kσx
. (16)
An example of how Theorem 2 is computed for arbitrary sampling rates is given in the following:
Example 2 (Flat PSD): Consider again the bandlimited signal with flat PSD of Example 1. In this case,
by (11), an NMSE of ζ(1/fs) ≤  is guaranteed by using fs ≥ 2fm(1 − ). Consequently, by Theorem
2 the energy ratio under fidelity constraint  for such signals is given by
Eoratio()=
η
Rh
( 12fm(1−) − Taq)σ2x
a2(n)K2σ2x+a1(n)Kσx
. (17)
The resulting energy-fidelity tradeoff curve for different numbers of quantization bits is depicted in Fig. 5
under the following settings: We use K2 = 20, guaranteeing a probability of over 95% that |x(t)| ≤ Vref ,
while the ADC circuit parameters are set to fm = 19.8 MHz, Taq = 2.5 ns, Cu = 10 fF, Cc = 5 fF,
Cs = 0.7 fF, Rh = 23.75 Ω, Ak = 1.8, Ve = 0.05 V, ατ = 5, Vref = 0.8 V, g = 0.4, and η = 0.7.
Finally, the signal power σ2x is accordingly set to
V 2ref
K2 .
The specific design parameters used in evaluating Fig. 5 correspond to the eSampling ADC circuit
design presented in Section IV, and are in the typical ranges provided in previous works on ADC
circuitry, e.g., [30], [39], [40]. The efficiency of the energy harvesting system η is in line with similar
values reported for energy harvesting circuits in [41]–[43].
As expected, the achievable energy ratio in Example 2 coincides with (16) when perfect recovery
is required, i.e.,  = 0. The energy ratio characterized in (17) is increased by reducing the sampling
rate, which in turn increases the reconstruction error, , as illustrated in Fig. 4. The fundamental balance
between these measures follows from the structure of eSampling ADCs, in which increasing the hold
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Figure 5. NMSE (ζ) versus Eratio, flat PSD.
time degrades the ability to recover the signal from its samples, while allowing to harvest more energy.
This unique property of eSampling can lead to ADCs which harvest more power than they consume, as
observed in Fig. 5.
The results shown in Fig. 5 demonstrate that an eSampling ADC with up to 12 bits acquiring a
bandlimited signal can harvest more power than it consumes while sampling at Nyquist condition, and
hence achieving zero-approaching reconstruction error. While the ability of eSampling ADCs to sample
at Nyquist rate and zero-power is observed in Fig. 5 for signals with flat PSDs, it holds for arbitrary
PSD shapes as long it is bandlimited to fm and the variance of the signal is σ2x. This follows since by
(12), the energy ratio for a given sampling rate and signal variance does not depend on the shape of the
PSD. However, for the ADC to operate at zero power with higher resolution quantization, one has to
sample below the Nyquist rate and hence compromise in reconstruction error. In particular, each of the
curves in Fig. 5 reaches zero NMSE for fs = 2fm, while reducing the sampling rate allows achieving
improved energy ratio at the cost of reduced reconstruction accuracy, reaching poor recovery performance
of ζ = 0.85 as fs is reduced to 0.3fm. It is emphasized that for a given sampling rate, eSampling ADCs
implement the same acquisition mapping as conventional S/H ADCs, and thus their the ability to harvest
energy using eSampling ADCs does not come at the expense of conversion accuracy. However, eSampling
provides to possibility to increase the amount of energy harvested by increasing the sampling interval,
which in turn may degrade the ability to recover the analog signal.
As discussed above, while the recovery NMSE depends not only on the sampling rate but also on the
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Figure 6. NMSE (ζ) versus Eratio, unimodal PSD.
shape of the PSD Sx(f) (9), the energy ratio for a fixed sampling rate is affected only by the overall
input energy σ2x =
∫
Sx(f)df (12). This follows from the fundamental difference between the two
objectives of eSampling, i.e., acquisition and energy harvesting: The purpose of acquisition is to allow
the complete signal, whose profile depends on the shape of its PSD, to be recovered from its digital
representation. However, energy harvesting aims at extracting energy from the signal without having to
maintain sufficiency or to avoid distorting the signal, and is invariant of the specific shape of its PSD.
The dependency of the energy-fidelity tradeoff on the PSD profile is demonstrated in the following two
examples which, unlike Example 2, consider non-purely-bandlimited signals:
Example 3 (Unimodal PSD): Let x(t) be a WSS signal with a PSD given by Sx(f) = αe−
f2
2σ2 ,
where α = σ
2
x√
2piσ2
such that
∫∞
−∞ Sx(f)df = σ
2
x. The parameter σ
2 controls the PSD width, and is set
to σ = fm/3. The resulting energy-fidelity tradeoff computed via Theorem 2 under the ADC circuit
parameters used in Example 2 is depicted in Fig. 6, along with an illustration of the PSD.
Example 4 (Multimodal PSD): Let x(t) be a WSS signal with a PSD Sx(f) = α2 (e
− (f−fm)2
2σ2 +e−
(f+fm)
2
2σ2 ).
Here, σ is set to σ = fm/6. This PSD profile and the energy-fidelity tradeoff evaluated using Theorem
2 under the ADC circuit parameters used in Example 2 is depicted in Fig. 7.
These examples illustrated in Figs. 6 and 7 demonstrate that eSampling ADCs applied to signals with
such spectral profiles can operate with zero power for up to n = 16 bits of quantization resolution, while
achieving approximately ideal reconstruction. Observing Figs. 6-7 and comparing them to Fig. 5, we
note that different PSD profiles lead to different energy-fidelity curves. This property is solely due to the
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Figure 7. NMSE (ζ) versus Eratio, multimodal PSD.
dependence of the achievable NMSE on the PSD, which follows from Theorem 1, since both the amount
of energy harvested from a stationary signal as well as that consumed in eSampling do not depend on
the spectral profile of the signal, but on the sampling rate and the variance σ2x.
In particular, the amount of energy harvested (8) when eSampling at fs = 2fm is numerically evaluated
as 0.35 pJ, while the corresponding amount of energy consumed (21) when using n = 8 bit quantizers is
21.2 pJ. This implies that the eSampling ADC is able to harvest much more energy from the signal than
it consumes in converting it into a digital representation, as the energy ratio indicates an energy gain
of 17.8 dB. In particular, it is observed that eSampling ADCs operating with up tp 16 bits per sample
are capable of saving power. However, this mode of operation comes at the cost of increased NMSE for
higher values of n. The examples presented in this subsection indicate that the power consumption of
high resolution ADCs can be notably reduced and even mitigated by properly combining acquisition and
energy harvesting via eSampling. In Section IV we demonstrate that these results do not follow only from
a numerical evaluation of our theoretical results, but also reflect the performance in terms of recovery
accuracy and energy efficiency of a dedicated eSampling ADC circuit design.
E. Discussion
Our characterization in the previous subsections focuses on the general family of stationary signals.
When the signal obeys some structure, e.g., it is known to be sparse in the frequency domain, ideal
recovery can be achieved at low sampling rates using generalized sampling methods [2], allowing
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to harvest more energy without affecting the recovery NMSE. This indicates that the energy-fidelity
tradeoff of eSampling ADCs can be further improved by accounting for structured signals, as commonly
encountered in communication [8] and radar [9] systems. We leave the analysis of eSampling of structured
signals for future work.
The fact that eSampling gives rise to ADCs which operate with zero power and can even harvest more
energy than they consume, makes it an attractive technology for low-power systems, such as internet
of things devices, sensor networks, as well as wearable and implantable medical units. However, the
applicability of the proposed eSampling ADC is limited in some scenarios since its architecture is based
on S/H ADCs. For example, S/H ADCs typically operate at sampling rates below 1 GHz, and are not
suitable for operating at extremely high sampling rates, where flash ADCs are more commonly used.
While we conjecture that the concept of eSampling, namely, the integration of energy harvesting into
signal acquisition, can also be combined with alternative ADC technologies other than S/H, we leave
this study for future research.
While our analysis focuses on WSS signals for analytical tractability, the proposed eSampling ADCs
applies to a much broader family of acquired analog signals. For example the eSampling ADC circuitry
detailed in the following section is experimented when acquiring a sinusoidal signal, demonstrating its
ability to accurately reconstruct the signal in a power saving manner. Furthermore, our proposed analysis
is based on linear recovery, being a common reconstruction framework in sampling theory. In particular,
the reconstruction of Nyquist rate sampled bandlimited signals, shift-invariant signals, and various other
structures studied in the literature, is based on linear filtering [2]. However, the architecture of the
eSampling ADC is invariant to the reconstruction mechanism, and alternative recovery schemes would
result in a different characterization of the energy-fidelity tradeoff.
IV. eSAMPLING ADC CIRCUIT-LEVEL DESIGN
In order to demonstrate the hardware feasibility of the concept of eSampling, we present the circuit-
level design of such a device. In particular, we design an eSampling ADC circuit based on the model
shown in Fig. 2 using standard 65 nm CMOS technology, and carry out its experimental study using a
Cadence Virtuoso platform. In order to design the eSampling ADC based on the high-level architecture
illustrated in Fig. 2, one has to design its three main sub-blocks: The two-way switch S˜; the quantizer
logic; and the energy harvesting circuit. We thus first elaborate on each of these sub-blocks, after which
we present the experimental study.
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Figure 8. Circuit diagram of (a) PMOS transistor switch, (b) NMOS bootstrapped switch.
A. Two-way switch
The two-way switch S˜ allows the input signal to be connected to the hold capacitor during acquisition
phase and to the energy harvesting circuit during the hold phase. In our design, S˜ is implemented1 using
two one-way switches, one for each operation phase, namely, when one switch is open, the other is
closed. Each of these switches is realized using a different topology. The switch designed to connect
the input signal to the energy harvesting circuit is implemented using a PMOS transistor, as illustrated
in Fig. 8(a). The PMOS transistor turns ON when the clock signal Clk is at logic ’0’, indicating that
hold phase is active. When Clk is at logic ’1’, it turns OFF and isolates the input signal from the next
block. In order to allow both switches of S˜ to utilize the same single clock pulse, the switch designed
to connect the input signal with the quantizer is implemented using an NMOS transistor, which turns on
when Clk is at ’1’.
The on-resistance of a MOS transistor, which determines the value of Ron in (1), is sensitive to
fluctuations in the input signal and may vary accordingly [24]. Such variations in Ron may introduce
a non-linear distortion at the output of the ADC. To avoid such distortion, we use an NMOS bootstrap
switch to connect the input signal to the quantizer, which ensures a constant Ron, as proposed in [44]. The
design of the NMOS transistor based bootstrapped switch used in this work is illustrated in Fig. 8(b). To
achieve nearly constant Ron, the gate of the transistor M1 in Fig. 8(b) is bootstrapped using two PMOS
transistors M2 and M3, three NMOS transistors M4, M5 and M6, and one capacitor CB, following
[44]. Two CMOS inverters I1 and I2 are also employed in the structure to generate the required clock
1The term ‘implement’ used here implies the design/simulation of the circuit in Cadence Virtuoso platform, in line with the
similar usage of this terminology in [20]–[23], [26].
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signals needed for proper operation of the switch.
The value of the on-resistance Ron as well as the hold capacitor Ch affect the setting of the acquisition
time Taq, as follows from (1). To maximize the amount of energy harvested, small values of Taq are
preferable, so that more time could be allocated to harvesting the input signal energy. Reducing Ron
requires increasing the width of the transistors [24], which in turn increases the device capacitance, and
thus reduces the operating speed of the ADC. In addition, wider devices may result in charge injection
[45], which degrades the signal-to-noise-distortion ratio (SNDR) of the ADC, and hence the performance
of the ADC. Alternatively, employing small values for Ch results in mismatch issues and sampling noise,
which degrade the ADC conversion accuracy [46], [47]. These drawbacks require the acquisition time
Taq to be large enough such that the ADC performance is not compromised, and is in fact the primary
reason S/H ADCs are typically limited to operate with sampling rates below 1 GHz, as discussed in
Subsection III-E.
B. Quantizer
The dedicated eSampling ADC circuit design is based on S/H SAR ADC architectures [25], [30], [48]
as illustrated in Figs. 1-2. Such quantizers generally consist of a DAC, a voltage comparator and a SAR
logic, which map the voltage of the hold capacitor (also known as the total capacitance of DAC array) into
an n-bit value by successively refining the digital representation using a binary search algorithm. In our
eSampling ADC circuit we use a single-ended merge capacitor switching (MCS) based SAR ADC. For
such devices, the total capacitance of the DAC array is Ch = 2n−1Cu, where Cu is the unit capacitance
of the DAC array, as illustrated in Fig. 9.
In particular, during acquisition phase the input signal x(t) is connected to the top plate of the DAC
capacitor array, while the bottom plate is connected to the common mode voltage, i.e., Vcm = Vref2 . Once
the acquisition phase is over, the voltage at the top plate of the DAC capacitor array is reduced by
common mode voltage, and hence equals to x(kTs)− Vref/2. The top plate of the DAC capacitor array
is connected to the positive terminal of the comparator, while the negative terminal of the comparator is
grounded. The comparator then compares the voltage of its positive terminal with its negative terminal. If
the voltage at the positive terminal is higher than the negative terminal, the comparator yields an output
of logic ‘1’, else logic ‘0’. The output of the comparator is passed to the SAR logic, which resolves the
most significant bit (MSB). The decision on the MSB is fed back to the DAC and the bottom plate of the
largest capacitor of DAC capacitor array is switched from Vcm to ground (if MSB=1) or Vref (if MSB=0).
This operation changes the voltage at the top plate of the DAC capacitor array, and a new decision is
made by the comparator, which is sent to the SAR logic to resolve the second MSB and so on. The
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Figure 9. DAC capacitor array schematic diagram.
process continues for all n bits. The overall resistance of the switches is determined by the binary scale
switch resistance, Rq, as illustrated in Fig. 9.
As discussed in Subsection II-A, the energy consumption of S/H SAR ADCs is effectively dictated
by its quantization sub-blocks. Therefore in the following, we detail the circuitry used for the quantizer
along with its energy usage per sample.
The voltage comparator is implemented using a dynamic latch. The energy consumed per sample of a
dynamic latch comparator is given by [30]
Ec = nCcV
2
ref + 2Vrefγn, (18)
where γn := VeCc
(
n ln 1/Ak+
n(n+1)
2 ln 2+n
)
, Cc is the capacitive load of the comparator, Ak is the gain
during regenerative phase, and Ve is the ratio of the drain current of the device with its trans-conductance
[39]. The SAR logic is realized using two arrays of shift registers that operate in serial-in-parallel-out
and parallel-in-parallel-out modes [49]. Each register is implemented using a D flip-flop circuit, and the
resulting energy consumption is given by [30]
Esl = 16n
2gCsV
2
ref , (19)
where Cs is the input capacitance of the D flip-flop, and g ∈ [0, 1] is the total activity parameter of the
SAR logic. Finally, the DAC is based on a binary-weighted capacitive DAC, designed using the MCS
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scheme [25]. The energy consumption of the MCS DAC is given by [25]
EDAC = ρnnCuV
2
ref , (20)
where ρn =
∑n−1
i=1 2
n−3−2i(2i − 1).
To summarize, the total energy consumption during hold phase of our dedicated eSampling ADC circuit
design, which dictates the overall energy consumed per sample, is given by
Ehold = EDAC + Esl + Ec
(a)
= V 2ref
(
ρnCu + nCc + 16n
2Csg
)
+ 2Vrefγn, (21)
where (a) follows from (18), (19), and (20). The energy term in (21) obeys the second-order polynomial
model of (4), used in our analysis of eSampling ADCs in Section III.
C. Energy Harvesting Circuit
The proposed eSampling ADC harvests the input signal energy during hold phase and stores this
energy in a capacitor, CEH. As detailed in Subsection II-B, energy harvesting circuits typically consist
of a capacitor, in which the harvested energy is stored, and a signal conditioning circuit, whose purpose
is to facilitate the charging of the capacitor. In our design, we do not include a signal conditioning
circuit and forward the input signal directly to CEH during hold time. This simplified design is sufficient
for our experimental purposes, where we use synthetic controlled input signals with strictly positive
voltage values. However, in order to achieve efficient energy harvesting of a low voltage complex
rapidly alternating signals, one should also include signal conditioning devices, such as a rectifier, voltage
regulator, and DC-DC converter.
To quantify the maximum amount of energy that can be harvested in an analytically tractable manner,
we consider the case where the input signal is approximately constant during the hold phase, i.e., x(t) ≈
x(Ts) for each t ∈ [Taq, Ts]. The purpose of this approximation is to facilitate characterizing the amount
of energy harvested in a tractable manner. In addition, we focus on the scenario in which the capacitor
is empty at the beginning at the hold phase, namely, the voltage on the capacitor CEH, denoted VEH(0),
satisfies VEH(Taq) = 0. In this setup, the capacitor voltage at the end of the hold phase, i.e., at time
instance t = Ts, is given by
VEH(Ts) ≈ x(Ts)
(
1− e−
Th
RhCEH
)
, (22)
22
where, as defined in Subsection III-A, Rh is the resistance of the energy harvesting circuit. This resistance
is dictated here by the on-resistance of the PMOS transistor in the two-way switch. The amount of energy
harvested in such a sampling interval is given by
Eh =
1
2
CEHV
2
EH(Ts)
(a)≈ 1
2
CEH
(
1− e−
Th
RhCEH
)2
x2(Ts)
(b)≈ 1
2Th
CEH
(
1− e−
Th
RhCEH
)2 Th∫
Taq
|x(t)|2dt, (23)
where (a) follows from (22), and (b) stems from the fact that the input is approximately constant during
the hold phase. Comparing (23) and (8) reveals that the efficiency of this simple energy harvesting circuit
can be approximated as
η ≈ RhCEH
2Th
(
1− e−
Th
RhCEH
)2
. (24)
The expression for the energy harvesting efficiency in (24) can be used to provide guidelines for
determining the capacitance CEH used in the circuit. In particular, it can be shown that (24) is maximized
when CEH ≈ 0.796 ThRh . However, the derivation of (24) is carried out assuming that the capacitor is empty
at the beginning of the hold phase. This implies that its stored energy is transferred to some external
storage device, e.g., battery, after each sample. In practice, energy transfer typically takes much longer
than a single sampling interval, and thus it is preferable to carry out such a transfer only once every
multiple samples. This is achieved by using a capacitor with a larger value of CEH, which allows to store
more energy and provides a nearly constant voltage at the load, but requires more time to charge. In
particular, in our experimental setup detailed in Subsection IV-D, we set CEH = 42.2 ThRh , which results in
the capacitor taking approximately 340 samples to charge up. Under such a setting, the period dedicated
to transferring its energy once it is fully charged, during which energy harvesting is inactive, has only a
minor effect on the overall harvested energy.
D. Experimental study
To validate that the energy saving potential of eSampling ADC observed in Section III also reflects
its behavior in a real world environment, we next evaluate the eSampler circuit design. To that aim, a
schematic of the eSampling ADC circuit has been created in Cadence Virtuoso platform based on the
circuit-level design detailed in the previous subsections. The proposed eSampling ADC operates at a
sampling frequency of 40 MHz with an n = 8 bit quantizer. For our experimental purpose, we use a
sinusoidal signal, being a common benchmark for evaluating the accuracy of ADC circuits [50, Ch. 2].
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Figure 10. FFT plot of reconstructed signal for 8 bit eSampling ADC.
The maximum frequency of the input signal is 19.8 MHz, thus the sampling rate satisfies the Nyquist
condition. The amplitude of the signal varies from 0 to Vref . Here, we use an energy harvesting capacitor
of CEH = 40 nF, while the remaining parameters are the same those detailed in Examples 2-4.
We first assert that the eSampling ADC is indeed capable of accurately reconstructing the signal
sampled at the Nyquist rate. To that aim, we depict the fast Fourier transform (FFT) of the reconstructed
signal, computed using a 1024-point FFT, in Fig. 10. As expected, the FFT noise floor is determined by
the SNDR due to quantization, computed by the 6 dB rule of thumb as approximately 48 dB, with the
additional FFT processing gain of 10 log10(1024/2) ≈ 27 dB [50, Ch. 2]. In particular, the gap between
the noise floor observed in Fig. 10 and the energy of the signal at its central frequency of 19.8 MHz, is
roughly 75.52 dB, settling with the theoretical performance of ADCs satisfying Nyquist condition, and
indicating that the designed eSampling ADC accurately reconstructs the observed analog signal.
Next, we focus on the energy harvesting circuit of the designed eSampler, in order to identify how
many sampling rounds are required for the capacitor to charge up. To that aim, we plot in Fig. 11 the
voltage on the energy harvesting capacitor over time. Observing Fig. 11, we note that for the given input
signal, the capacitor reaches a steady level of VEH = 481.152 mV after 8.432 µs, which correspond to
337 samples at 40 MHz. Based on Fig. 11, we design the eSampling ADC to transfer the energy stored
in its energy harvesting capacitor once every 337 samples. We dedicate approximately 1.5 µs for each
transfer, during which the energy harvesting circuit is inactive, resulting in each cycle of harvesting and
transferring taking approximately 500 samples. Consequently, the effective amount of energy harvested
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Figure 11. Voltage obtained across CEH for 8 bit eSampling ADC.
per sample of the eSampling ADC is given by
Eh =
1
2 · 500CEHV
2
EH(337 · Ts) = 9.26pJ. (25)
The amount of energy harvested per sample, evaluated in (25) based on the experiment in Fig. 11, does
not represent the overall energy balance of the eSampling ADC, as it accounts only for the amount of
energy harvested. Therefore, to demonstrate that the eSampling ADC circuit design not only accurately
recovers the signal and harvests energy, but also saves more energy than it consumes, we next evaluate
both the energy harvested and the energy consumed by the ADC circuit. The average energy consumption
of our designed circuit is computed by evaluating the current drawn from its reference source Vref , denoted
Iref(t), and thus the energy consumed at each time instance can be obtained by
Econs(t) = Vref
∫ t
0
Iref(τ)dτ. (26)
The resulting growth of both the energy consumed and the energy harvested are depicted in Fig. 12.
Observing Fig. 12, we note that the eSampling ADC harvests much more energy than it consumes,
while still being able to accurately reconstruct its input signal as demonstrated in Fig. 10. In particular,
the consumed energy is shown to grow in an approximately linear manner, with an average energy
consumption of 0.56 pJ per sample. The maximal amount of energy which can be obtained is dictated
by the external battery, to which the harvested power is periodically transferred. Comparing this to (25)
reveals that the true energy ratio of the eSampling ADC, which periodically transfers its harvested energy
to an external battery, is approximately 12.1 dB, which is within a relatively small gap from the theoretical
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results observed in Subsection III-D. This gap can be further reduced by using more advanced energy
harvesting circuitry, compared to the simplistic design detailed in Subsection IV-C. In particular, using
more advanced harvesting architecture can increase the efficiency η, allowing to achieve improved energy-
fidelity tradeoffs compared to those observed here. Nonetheless, despite its relatively simple architecture,
the eSampling ADC circuit design is still shown to be able to achieve accurate reconstruction while
harvesting substantially more energy than it consumes.
V. CONCLUSION
In this paper, we proposed the eSampling ADC architecture, which modifies the traditional conversion
process of a S/H ADC to harvest energy from the discarded portion of the input signal. We analyzed
the amount of energy which can be harvested from stationary signals and characterized the underlying
fundamental tradeoff between energy harvested and reconstruction fidelity which arises from the joint
acquisition and energy harvesting paradigm. Our theoretic characterization reveals that an eSampling
ADC with up to 12 bits can harvest more power than it consumes, when sampling both bandlimited
signals and non-bandlimited ones at a sampling rate allowing recovery with negligible error. Then, we
presented a circuit-level design of an eSampling ADC using CMOS 65 nm technology demonstrating the
feasibility of this concept. Our experimental results validated the theoretical observations, showing that
an eSampling 8-bit ADC circuit applied to a sinusoidal signal harvests more power than it consumes
while recovering the analog signal in a nearly perfect manner.
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